

SPECIFICATION FOR APPROVAL

DESCRIPTION: 3.5"LCD Module

CUSTOMER: _____

Product No: BR035VGFP A094A V1

Released Date: 2023.07.05

Revision: _____

PLEASE RETURN TO US ONE COPY OF "SPECIFICATION FOR APPROVAL" WITH YOUR APPROVED SIGNATURES.

APPROVED SIGNATURES		

Table of Contents

SPECIFICATION FOR APPROVAL	1
Table of Contents	2
1. Record of Revision	3
2.GENERAL SPECIFICATION	4
3.BLOCK DIAGRAM	5
4.MECHANICAL DRAWING	5
5.INTERFACE PIN ASSIGNMENT	7
6.LCD Optical Characteristics	8
7.Electrical Characteristics	10
8.AC Characteristics	13
9.LCD Module Out-Going Quality Level	17
10.Reliability Test Result	24
11.Cautions and Handling Precautions	25

1. Record of Revision

Rev	Issued Date	Description	Editor
01	2023/07/05	First Release.	XW.Qin

2.GENERAL SPECIFICATION

2.1 Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 3.5" TFT-LCD contains 480x640 pixels, and can display up to 16.7M colors.


2.2 General Specification

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	53.28(H)*71.04(V) (3.5 inch)	mm	
Driver element	TFT active matrix	-	
Display colors	65K/262K/16.7M	colors	
Number of pixels	480(RGB)*640	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.111(H)*0.111(V)	mm	
Viewing angle	ALL	o'clock	
Controller IC	ILI9806E	-	
LCM Interface	3SPI+16/18/24BIT RGB	-	
Display mode	Transmissive /Normally Black	-	
Operating temperature	-30~+70	°C	
Storage temperature	-40~+80	°C	


2.3 Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)	-	64	-	mm	
	Vertical(V)	-	85	-	mm	
	Depth(D)	-	3.1	-	mm	
Weight		-	24	-	g	

3.BLOCK DIAGRAM



4.MECHANICAL DRAWING




5.INTERFACE PIN ASSIGNMENT

NO.	SYMBOL	DISCRIPTION	I/O
1	XR(NC)	Touch panel Right Glass Terminal	A/D
2	YD(NC)	Touch panel Bottom Film Terminal	A/D
3	XL(NC)	Touch panel LIFT Glass Terminal	A/D
4	YU(NC)	Touch panel Top Film Terminal	A/D
5	GND	Ground.	P
6	GND	Ground.	P
7	VCI	Supply voltage (3.3V).	P
8	IOVCC	I/O power supply voltage.	P
9	SDO	SPI interface output pin.-The data is output on the falling edge of the SCL signal.-If not used, let this pin open.	O
10	SDI	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.	I
11	SCL	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selected. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface. fix this pin at IOVCC or GND when not in use.	I
12	CS	Chip select input pin ("Low" enable). fix this pin at IOVCC or GND when not in use.	I
13	RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied.	I
14-37	DB23-DB0	24-bit parallel bi-directional data bus for MCU system and RGB interface mode .Fix to GND level when not in use	I/O
38	DE	Data enable signal for RGB interface peration. fix this pin at IOVC or GND when not in use.	I
39	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.	I
40	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
41	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
42	NC		
43	LEDK	Cathode pin of backlight.	P
44	NC		
45	LEDA	Anode pin of backlight.	P

6.LCD Optical Characteristics

6.1 Optical specification


Item	Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio	CR	$\Theta=0$	500	700	--		2
Response time	Rising	T_{R+T_F}	--	25	--	msec	3
	Falling						
Uniformity	S(%)		--	52	--	%	
Color Filter Chromacity	White	W_X	-0.04	0.309	+0.04		
		W_Y		0.342			
	Red	R_X		0.581			
		R_Y		0.355			
	Green	G_X		0.344			
		G_Y		0.572			
	Blue	B_X		0.152			
		B_Y		0.126			
Viewing angle	Hor.	Θ_L	--	80	--		
		Θ_R	--	80	--		
	Ver.	Θ_U	--	80	--		
		Θ_D	--	80	--		
Option View Direction	ALL						



Note (2) Definition of Contrast Ratio (CR) :
measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3) Definition of Response Time : Sum of T_R and T_F



7. Electrical Characteristics

7.1 Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	V _{CI}	-0.3	4.6	V	Note1
Digital interface supply Voltage	IOVCC	-0.3	4.6	V	Note1
Operating temperature	T _{OP}	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

7.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	V _{CI}	3.0	3.3	3.6	V	
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.6	V	
Normal mode Current	I _{DD}	--	20	--	mA	
Level input voltage	V _{IH}	0.7 IOVCC	-	IOVCC	V	
	V _{IL}	GND	-	0.3 IOVCC	V	
Level output voltage	V _{OH}	0.8 IOVCC	-	IOVCC	V	
	V _{OL}	GND	-	0.2 IOVCC	V	


7.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 6 chips LED


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	15	20	--	mA	
Forward Voltage	V_F	17.2	18.4	19.6	V	
LCM Luminance ($I_F = 20\text{mA}$)	LV	--	500	--	cd/m ²	Note3
LED life time	Hr	--	50000	--	Hour	Note1,2
Uniformity	Avg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition: $T_a = 25 \pm 3^\circ\text{C}$, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at $T_a = 25^\circ\text{C}$ and $I_L = 20\text{mA}$. The LED lifetime could be decreased if operating I_L is larger than 20mA. The constant current driving method is suggested.



Note (3) Luminance Uniformity of these 9 points is defined as below:




$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$

8.AC Characteristics

8.1 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
CSX	t _{css}	Chip select time (Write)	15	-	ns	
	t _{csh}	Chip select hold time (Read)	15	-	ns	
	t _{chw}	CS "H" pulse width	40	-	ns	
SCL	t _{wc}	Serial clock cycle (Write)	30	-	ns	
	t _{wrh}	SCL "H" pulse width (Write)	10	-	ns	
	t _{wrl}	SCL "L" pulse width (Write)	10	-	ns	
	t _{rc}	Serial clock cycle (Read)	150	-	ns	
	t _{rdh}	SCL "H" pulse width (Read)	60	-	ns	
	t _{rdl}	SCL "L" pulse width (Read)	60	-	ns	
SDA/SDO (Output)	t _{acc}	Access time (Read)	10	100	ns	For maximum CL=30pF
	t _{oh}	Output disable time (Read)	15	100	ns	For minimum CL=8pF
SDA/SDI (Input)	t _{ds}	Data setup time (Write)	10	-	ns	
	t _{dh}	Data hold time (Write)	10	-	ns	

Note:

1. Ta = -30 to 70 °C, IOVCC=1.65V to 3.6V, VCI=2.5V to 3.6V, T=10+/-0.5ns.
2. Does not include signal rise and fall times.


8.2 Parallel 24/18/16-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description
VS/ HS	t_{SYNCS}	VS/HS setup time	5	-	ns	24/18/16-bit bus RGB interface mode
	t_{SYNCH}	VS/HS hold time	5	-	ns	
DE	t_{ENS}	DE setup time	5	-	ns	
	t_{ENH}	DE hold time	5	-	ns	
DB[23:0]	t_{POS}	Data setup time	5	-	ns	
	t_{PDH}	Data hold time	5	-	ns	
PCLK	PWDH	PCLK high-level period	13	-	ns	
	PWDL	PCLK low-level period	13	-	ns	
	t_{CYCD}	PCLK cycle time	28	-	ns	
	t_{rgr}, t_{rgbf}	PCLK,HS,VS rise/fall time	-	15	ns	

Note: $T_a = -30$ to 70 °C, $IOVCC=1.65V$ to $3.6V$, $VCI=2.5V$ to $3.6V$, $DGND=0V$

8.3 DPI Interface Timing



VLW : VSYNC Low pulse Width
 HLW : HSYNC Low pulse Width
 DTST : Data Transfer Startup Time
 Pn : pixel 1, pixel 2..., pixel n.

Parameter	Symbols	Condition	Min.	Typ.	Max.	Units
Frame Rate	FR		54		66	fps
Horizontal Low Pulse width	HLW		1		-	DOTCLK
Horizontal Back Porch	HBP		2		126	DOTCLK
Horizontal Address	HACT			480		DOTCLK
Horizontal Front Porch	HFP		2		-	DOTCLK
Vertical Low Pulse width	VLW		1		126	Line
Vertical Back Porch	VBP		1		126	Line
Vertical Address	VACT				864	Line
Vertical Front Porch	VFP		1		255	Line
Data Clock	DCLK		16.6		41.7	MHZ

8.4 Reset timing




Figure 102 Reset Timing

Table 41 Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		us
	tRT	Reset cancel		5(note 1,5)	ms
				120 (note 1,6,7)	ms

Note:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from OTP to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 43.

Table 42 Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:





Figure 103 Positive Noise Pulse during Reset Low

5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.


9.LCD Module Out-Going Quality Level

9.1 VISUAL & FUNCTION INSPECTION STANDARD

9.1.1 Inspection conditions



9.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit

can be seen) Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D : IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

9.1.4 ampling Plan

According to GB/T 2828.1-2003 ; , normal inspection, Class II




AQL:

Major defect	Minor defect
0.65	1.5


LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited	Minor
5	Spot Line defect	Light dot, Dim spot,Polarizer Bubble ; Polarizer accidented spot.	
6	Soldering appearance	Good soldering , Peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

9.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of LCD	(1) The edge of LCD broken	 <table border="1" data-bbox="635 495 1235 622"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td>≤3.0mm</td> <td><Inner border line of the seal</td> <td>≤T</td> </tr> </tbody> </table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table border="1" data-bbox="703 887 1166 972"> <thead> <tr> <th>X</th> <th>Y</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td>≤3.0mm</td> <td>≤L</td> <td>≤T</td> </tr> </tbody> </table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 <p style="text-align: center;">Crack Not allowed</p>							

Spot defect



① light dot (LCD/TP/Polarizer black/white spot, light dot, pinhole, dent, stain)

Zone	Acceptable Qty		
	A	B	C
$\Phi \leq 0.10$	Ignore		
$0.10 < \Phi \leq 0.25$	3(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.3$	2		
$\Phi > 0.35$	0		

② Dim spot (LCD/TP/Polarizer dim dot, light leakage dark spot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		
$0.10 < \Phi \leq 0.25$	3(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.3$	2		
$\Phi > 0.35$	0		

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		
$0.3 < \Phi \leq 0.5$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.5$	0		

④ Pixel bad points (light dot, Dim dot, color dot)



Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		
$0.15 < \Phi \leq 0.25$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.3$	0		

3.0	Line defect (LCD/TP /Polarizer backlight black/white line, scratch, stain)	Width(mm)	Length(m)	Acceptable Qty		
				A	B	C
		$\Phi \leq 0.05$	Ignore	Ignore		
		$0.05 < W \leq 0.06$	$L \leq 3.0$	$N \leq 2$		
		$0.07 < W \leq 0.08$	$L \leq 2.0$	$N \leq 1$		
	$0.08 < W$	Define as spot defect				
4.0	Electronic Components SMT	Not allow missing parts, solderless connection, cold solder joint, mismatch. The positive and negative polarity opposite				
5.0	Display color& Brightness	<p>1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples.</p> <p>2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.</p>				
6.0	LCD Mura	By 5% ND filter invisible.				

+

7.0	RTP Related	TP film bubble/accidental spot	Size Φ (mm)	Acceptable Qty		
				A	B	C
			$\Phi \leq 0.1$	Ignore		
			$0.1 < \Phi \leq 0.2$	3 (distance ≥ 10 mm)		
			$0.25 < \Phi \leq 0.3$	2		
	$\Phi > 0.35$	0				

			<table border="1"> <thead> <tr> <th rowspan="2">Width(mm)</th> <th rowspan="2">Length (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.05$</td> <td>Ignore</td> <td colspan="2">Ignore</td> <td rowspan="3">Ignore</td> </tr> <tr> <td>$0.05 < W \leq 0.06$</td> <td>$L \leq 3.0$</td> <td colspan="2">N\leq2</td> </tr> <tr> <td>$0.07 < W \leq 0.08$</td> <td>$L \leq 2.0$</td> <td colspan="2">N\leq1</td> </tr> <tr> <td>$0.08 < W$</td> <td colspan="4">Define as spot defect</td> </tr> </tbody> </table>	Width(mm)	Length (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.05$	Ignore	Ignore		Ignore	$0.05 < W \leq 0.06$	$L \leq 3.0$	N \leq 2		$0.07 < W \leq 0.08$	$L \leq 2.0$	N \leq 1		$0.08 < W$	Define as spot defect			
Width(mm)	Length (mm)	Acceptable Qty																											
		A	B	C																									
$\Phi \leq 0.05$	Ignore	Ignore		Ignore																									
$0.05 < W \leq 0.06$	$L \leq 3.0$	N \leq 2																											
$0.07 < W \leq 0.08$	$L \leq 2.0$	N \leq 1																											
$0.08 < W$	Define as spot defect																												
		Assembly deflection	beyond the edge of backlight $\leq 0.2\text{mm}$																										
		Bulge (undulation include)	<p>The ITO film plumped below 0.40mm, it's ok.</p>																										
		Newton Ring	<p>Newton Ring area $> 1/3$ TP area NG</p> <p>Newton Ring area $\leq 1/3$ TP area OK</p>																										

		<p>TP corner broken</p> <table border="1"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>$X \leq 3\text{mm}$</td> <td>$Y \leq 3\text{mm}$</td> <td>$Z < \text{COVER thickness}$</td> </tr> </table> <p>X : length</p> <p>Y : width</p> <p>Z : height</p> <p>* *Circuitry broken is not allowed.</p>	X	Y	Z	$X \leq 3\text{mm}$	$Y \leq 3\text{mm}$	$Z < \text{COVER thickness}$	
X	Y	Z							
$X \leq 3\text{mm}$	$Y \leq 3\text{mm}$	$Z < \text{COVER thickness}$							
		<p>TP edge broken</p> <table border="1"> <tr> <td>X</td> <td>Y</td> <td>Z</td> </tr> <tr> <td>$X \leq 4\text{mm}$</td> <td>$Y \leq 2\text{mm}$</td> <td>$Z < \text{COVER thickness}$</td> </tr> </table> <p>X : length</p> <p>Y : width</p> <p>Z : height</p> <p>* Circuitry broken is not allowed.</p>	X	Y	Z	$X \leq 4\text{mm}$	$Y \leq 2\text{mm}$	$Z < \text{COVER thickness}$	
X	Y	Z							
$X \leq 4\text{mm}$	$Y \leq 2\text{mm}$	$Z < \text{COVER thickness}$							

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

10. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack;
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C,30 min, Change time:5min	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction	
Box Drop Test	1 Corner 3 Edges 6 faces,80 cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

11. Cautions and Handling Precautions

11.1 Handling and Operating the Module

- 1) When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- 2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- 3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- 4) Do not allow drops of water or chemicals to remain on the display surface. If you have the droplets for a long time, staining and discoloration may occur.
- 5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- 6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- 7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- 8) Protect the module from static; it may cause damage to the CMOS ICs.
- 9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- 10) Do not disassemble the module.
- 11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- 12) Pins of I/F connector shall not be touched directly with bare hands.
- 13) Do not connect, disconnect the module in the "Power ON" condition.

11.2 Storage and Transportation.

- 1) Do not leave the panel in high temperature, and high humidity for a long time.
It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- 2) Do not store the TFT-LCD module in direct sunlight.
- 3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- 4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- 5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.